Potential and technological challenges for silicon and hetero-structure tunnelFETs for low-power applications
| dc.contributor.author | Claeys, Cor | |
| dc.date.accessioned | 2021-10-19T12:52:30Z | |
| dc.date.available | 2021-10-19T12:52:30Z | |
| dc.date.issued | 2011 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/18711 | |
| dc.source | IIOimport | |
| dc.title | Potential and technological challenges for silicon and hetero-structure tunnelFETs for low-power applications | |
| dc.type | Oral presentation | |
| dc.source.peerreview | no | |
| dc.source.conference | BITS 1st World Congress on Nano S&T | |
| dc.source.conferencedate | 23/10/2011 | |
| dc.source.conferencelocation | Dalian China | |
| imec.availability | Published - imec |
Files in this item
| Files | Size | Format | View |
|---|---|---|---|
|
There are no files associated with this item. |
|||