Show simple item record

From confined area to wafer level nanotopography metrology solution for process developments

dc.contributor.authorKim, Tae-Gon
dc.date.accessioned2021-10-25T21:03:39Z
dc.date.available2021-10-25T21:03:39Z
dc.date.issued2018
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/31059
dc.sourceIIOimport
dc.titleFrom confined area to wafer level nanotopography metrology solution for process developments
dc.typeMeeting abstract
dc.source.peerreviewno
dc.source.conferenceChina Semiconductor Technology International Conference (CSTIC) Symposium V: CMP and Post-Polish Cleaning
dc.source.conferencedate11/03/2018
dc.source.conferencelocationShanghai China
dc.identifier.urlhttps://www.semiconchina.org/en/725
imec.availabilityPublished - imec


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following collection(s)

Show simple item record