Notice
This item has not yet been validated by imec staff.
Notice
This is not the latest version of this item. The latest version can be found at: https://imec-prod.atmire.com/handle/20.500.12860/37746.2
Addressing Key Challenges for SiGe-pFin Technologies: Fin Integrity, Low-D-IT Si-cap-free Gate Stack and Optimizing the Channel Strain
| dc.contributor.author | Arimura, H. | |
| dc.contributor.author | Capogreco, E. | |
| dc.contributor.author | Wostyn, K. | |
| dc.contributor.author | Eneman, G. | |
| dc.contributor.author | Ragnarsson, L. A. | |
| dc.contributor.author | Brus, S. | |
| dc.contributor.author | Baudot, S. | |
| dc.contributor.author | Peter, A. | |
| dc.contributor.author | Schram, T. | |
| dc.contributor.author | Favia, P. | |
| dc.contributor.author | Richard, O. | |
| dc.contributor.author | Bender, H. | |
| dc.contributor.author | Mitard, J. | |
| dc.contributor.author | Horiguchi, N. | |
| dc.date.accessioned | 2021-11-02T15:59:09Z | |
| dc.date.available | 2021-11-02T15:59:09Z | |
| dc.date.issued | 2020 | |
| dc.identifier.issn | 0743-1562 | |
| dc.identifier.other | WOS:000668063000024 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/37746 | |
| dc.source | WOS | |
| dc.title | Addressing Key Challenges for SiGe-pFin Technologies: Fin Integrity, Low-D-IT Si-cap-free Gate Stack and Optimizing the Channel Strain | |
| dc.type | Proceedings paper | |
| dc.contributor.imecauthor | Arimura, H. | |
| dc.contributor.imecauthor | Capogreco, E. | |
| dc.contributor.imecauthor | Wostyn, K. | |
| dc.contributor.imecauthor | Eneman, G. | |
| dc.contributor.imecauthor | Ragnarsson, L. A. | |
| dc.contributor.imecauthor | Brus, S. | |
| dc.contributor.imecauthor | Baudot, S. | |
| dc.contributor.imecauthor | Peter, A. | |
| dc.contributor.imecauthor | Schram, T. | |
| dc.contributor.imecauthor | Favia, P. | |
| dc.contributor.imecauthor | Richard, O. | |
| dc.contributor.imecauthor | Bender, H. | |
| dc.contributor.imecauthor | Mitard, J. | |
| dc.contributor.imecauthor | Horiguchi, N. | |
| dc.identifier.eisbn | 978-1-7281-6460-1 | |
| dc.source.numberofpages | 2 | |
| dc.source.peerreview | yes | |
| dc.source.conference | IEEE Symposium on VLSI Technology and Circuits | |
| dc.source.conferencedate | JUN 15-19, 2020 | |
| imec.availability | Under review |
Files in this item
| Files | Size | Format | View |
|---|---|---|---|
|
There are no files associated with this item. |
|||